

Issue Date: Apr.06.2010 Model No.: V420H2-LH3 **Approval** 

# **TFT LCD Approval Specification**

## MODEL NO.: V420H2 - LH3

| Customer:     | - |
|---------------|---|
| Approved by : | _ |
| Note:         |   |
|               |   |

| Annayad By  | TV Head Division |
|-------------|------------------|
| Approved By | Chao-Chun Chung  |

| Reviewed By | QA Dept. | Product Development Div. |
|-------------|----------|--------------------------|
| Teviewed by | KC Ko    | WT Lin                   |

| Dropanad Pro | LCD TV Marketing and | Product Management Div. |
|--------------|----------------------|-------------------------|
| Prepared By  | Ken Wu               | Huii Wen                |





### **CONTENTS**

| REVISION HISTORY                          | 4  |
|---|----|
| 1. GENERAL DESCRIPTION                    | 5  |
| 1.1 OVERVIEW                              |    |
| 1.2 FEATURES                              |    |
| 1.3 APPLICATION                           |    |
| 1.4 GENERAL SPECIFICATIONS.               |    |
| 1.5 MECHANICAL SPECIFICATIONS             |    |
| 1.5 WILCHANGAL SI LEN TEATHONS            |    |
| 2. ABSOLUTE MAXIMUM RATINGS               | 7  |
| 2.1 ABSOLUTE RATINGS OF ENVIRONMENT       |    |
| 2.2 PACKAGE STORAGE                       |    |
| 2.3 ELECTRICAL ABSOLUTE RATINGS           |    |
| 2.3.1 TFT LCD MODULE                      | 8  |
| 2.3.2 BACKLIGHT INVERTER UNIT             | 8  |
| 3. ELECTRICAL CHARACTERISTICS             |    |
| 3.1 TFT LCD MODULE                        | 9  |
| 3.2 BACKLIGHT CONNECTOR PIN CONFIGURATION |    |
| 3.2.1 LAMP SPECIFICATION                  | 12 |
| 3.2.2 ELECTRICAL SPECIFICATION            | 12 |
| 3.2.3 INVERTER INTERFACE CHARACTERISTICS  | 14 |
| 4. BLOCK DIAGRAM OF INTERFACE             | 16 |
| 4.1 TFT LCD MODULE                        | 16 |
| 5. INPUT TERMINAL PIN ASSIGNMENT          | 17 |
| 5.1 TFT LCD Module Input                  | 17 |
| 5.2 BACKLIGHT UNIT                        | 21 |
| 5.3 INVERTER UNIT                         | 21 |
| 5.4 BLOCK DIAGRAM OF INTERFACE            | 22 |
| 5.5 LVDS INTERFACE                        | 24 |
| 5.6 COLOR DATA INPUT ASSIGNMENT           | 25 |
| 6. INTERFACE TIMING                       | 26 |
| 6.1 INPUT SIGNAL TIMING SPECIFICATIONS    | 26 |





| Issue Date | : Apr.06.2010 |
|------------|---------------|
| Model No.: | V420H2-LH3    |
|            |               |

## **Approval**

| 6.2 POWER ON/OFF SEQUENCE               | 28 |
|---|----|
| 7. OPTICAL CHARACTERISTICS              | 29 |
| 7.1 TEST CONDITIONS                     | 29 |
| 7.2 OPTICAL SPECIFICATIONS              | 30 |
| 8. PRECAUTIONS                          | 33 |
| 8.1 ASSEMBLY AND HANDLING PRECAUTIONS   | 33 |
| 8.2 SAFETY PRECAUTIONS                  | 33 |
| 9. DEFINITION OF LABELS                 | 34 |
| 9.1 CMO MODULE LABEL                    |    |
| 10. PACKAGING                           |    |
|   |    |
| 10.1 PACKAGING SPECIFICATIONS           |    |
| 10.2 PACKAGING METHOD                   | 35 |
| 11. MECHANICAL CHARACTERISTIC           | 37 |
| Appendix – TWO Wire BUS INTRODUCTION    | 39 |
| A.1 PIN ASSIGNMENT                      | 39 |
| A.2 I2C BUS APPLICATION NOTE            | 39 |
| A.3 TWO WIRE BUS DEVICE ADDRESS         | 39 |
| A.4 TWO WAY TO CONTROL THE TWO WIRE BUS | 41 |
| A.5 TWO WIRE BUS COMMAND TABLE          | 42 |
| A.6 TWO WIRE BUS REQUIREMENT            | 45 |
| A.6 TWO WIRE BUS REQUIREMENT            | 46 |
| A.7 THE TWO WIRE BUS SEQUENCE           | 46 |
|   |    |





Approval

### REVISION HISTORY

| Description                                  |     | Page(New) | Date          | Version  |
|--|-----|-----------|---------------|----------|
| The approval specification was first issued. | All | All       | Apr. 06, 2010 | Ver. 2.0 |
| The approval specification was first issued. | All |           | Apr. 06, 2010 |          |
|  |     |           |               |          |



**Approval** 

#### 1. GENERAL DESCRIPTION

#### 1.1 OVERVIEW

V420H2-LH3 is a 42" TFT Liquid Crystal Display module with 12-CCFL Backlight unit and 2ch-LVDS interface. This module supports 1920 x 1080 Full HDTV format and can display 16.7M colors (8-bit). The inverter module for backlight is built-in.

### 1.2 FEATURES

- High brightness (450 nits)
- High contrast ratio (5000:1)
- Fast response time (Gray to gray average 6.5 ms)
- High color saturation (NTSC 72%)
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 120 Hz frame rate
- Ultra wide viewing angle : Super MVA technology
- RoHS compliance

#### 1.3 APPLICATION

- Standard Living Room TVs
- Public Display Application
- Home Theater Application
- MFM Application

### 1.4 GENERAL SPECIFICATIONS

| Item                   | Specification                            | Unit  | Note |
|------------------------|--|-------|------|
| Active Area            | 930.24(H) x 523.26 (V) (42.02" diagonal) | mm    | (1)  |
| Bezel Opening Area     | 939 (H) x 531 (V)                        | mm    | (1)  |
| Driver Element         | a-si TFT active matrix                   | -     | 1    |
| Pixel Number           | 1920 x R.G.B. x 1080                     | pixel | 1    |
| Pixel Pitch(Sub Pixel) | 0.1615 (H) x 0.4845 (V)                  | mm    | 1    |
| Pixel Arrangement      | RGB vertical stripe                      | -     | -    |
| Display Colors         | 16.7M                                    | color | -    |
| Display Operation Mode | Transmissive mode / Normally black       | -     | -    |
| Surface Treatment      | Anti-Glare coating (Haze 11%)            | -     | (2)  |

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec. of the surface treatment is temporarily for this phase. CMO reserves the rights to change this feature.





**Approval** 

### 1.5 MECHANICAL SPECIFICATIONS

|              | Item           | Min.  | Тур.  | Max.  | Unit | Note |
|--------------|----------------|-------|-------|-------|------|------|
|              | Horizontal (H) | 982.0 | 983.0 | 984.0 | mm   | (1)  |
| Module Size  | Vertical (V)   | 575.0 | 576.0 | 577.0 | mm   | (1)  |
| Wiodule Size | Depth (D)      | 46.1  | 47.1  | 48.1  | mm   | (2)  |
|              | Depth (D)      | 49.8  | 50.8  | 51.8  | mm   | (3)  |
| Weight       |                | -     | 10100 | -     | g    | -    |

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth is between bezel to T-CON cover.

Note (3) Module Depth is between bezel to Inverter cover.





Issue Date: Apr.06.2010 Model No.: V420H2-LH3

Approval


### 2. ABSOLUTE MAXIMUM RATINGS


#### 2.1 ABSOLUTE RATINGS OF ENVIRONMENT

| Item                          | Symbol | Va   | Unit | Note |          |
|-------------------------------|--------|------|------|------|----------|
| itent                         | Зушьог | Min. | Max. | Oill | Note     |
| Storage Temperature           | TST    | -20  | +60  | °C   | (1)      |
| Operating Ambient Temperature | TOP    | 0    | 50   | °C   | (1), (2) |
| Shock (Non-Operating)         | SNOP   | -    | 50   | G    | (3), (5) |
| Vibration (Non-Operating)     | VNOP   | -    | 1.0  | G    | (4), (5) |

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 % RH Max. ( $Ta \le 40 \, ^{\circ}$ C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for  $\pm X$ ,  $\pm Y$ ,  $\pm Z$ .
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.









Approval

### 2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to store the module with temperature from 0 to 35  $^{\circ}$ C at normal humidity without condensation.
- (b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

### 2.3 ELECTRICAL ABSOLUTE RATINGS

#### 2.3.1 TFT LCD MODULE

| Itom                 | Symbol | Va   | lue  | Unit  | Note |
|----------------------|--------|------|------|-------|------|
| Item                 | Эуший  | Min. | Max. | Utill | Note |
| Power Supply Voltage | VCC    | -0.3 | 13.5 | V     | (1)  |
| Logic Input Voltage  | VIN    | -0.3 | 3.6  | V     | (1)  |

### 2.3.2 BACKLIGHT INVERTER UNIT

| Itom                 | Crombal | Value Min. Max. |      | Unit | Note     |
|----------------------|---------|-----------------|------|------|----------|
| Item                 | Symbol  |                 |      | Ont  | Note     |
| Lamp Voltage         | VW      | -               | 3000 | VRMS |          |
| Power Supply Voltage | VBL     | 0               | 30   | V    | (1)      |
| Control Signal Level | -       | -0.3            | 7    | V    | (1), (3) |

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals include On/Off Control and Internal PWM Control.





Approval

### 3. ELECTRICAL CHARACTERISTICS

### 3.1 TFT LCD MODULE

 $(Ta = 25 \pm 2 \, ^{\circ}C)$ 


|   | Parameter                   |   | C11               |      | Value | TT., 0             | Note  |      |  |
|---|-----------------------------|---|-------------------|------|-------|--------------------|-------|------|--|
| rarameter   |                             |   | Symbol            | Min. | Тур.  | Max.               |       | Unit |  |
| Power Supply Voltage                                  |                             | Vcc   | 10.8              | 12   | 13.2  | V                  | (1)   |      |  |
| Rush Curi   | rent                        |   | $I_{RUSH}$        | _    | _     | 4.2                | A (2) |      |  |
| Power Supply Current Horizontal Stripe  Black Pattern |                             | _   | _                 | 1.81 | -     | A                  |       |      |  |
|   |                             | Horizontal Stripe                           | _                 | _    | 1.54  |                    | A     | (3)  |  |
|   |                             | Black Pattern                               | _                 | _    | 0.85  | (-)                | A     |      |  |
| Differential In<br>Threshold Vol                      |                             |   | V <sub>LVTH</sub> | +100 | 1     | <b>\rightarrow</b> | mV    |      |  |
|   |                             | Differential Input Low<br>Threshold Voltage |                   | -    |       | -100               | mV    |      |  |
| LVDS<br>interface                                     | Common Inp                  | out Voltage                                 | $V_{\mathrm{CM}}$ | 1.0  | 1.2   | 1.4                | V     | (4)  |  |
|   | Differential i (single-end) | Differential input voltage (single-end)     |                   | 200  | _     | 600                | mV    |      |  |
|   | Terminating                 | Terminating Resistor                        |                   | _    | 100   | _                  | ohm   |      |  |
| CMOS Input High Threshold Voltage                     |                             | V <sub>IH</sub>                             | 2.7               | _    | 3.3   | V                  |       |      |  |
| interface   | Input Low T                 | hreshold Voltage                            | $V_{\rm IL}$      | 0    | _     | 0.7                | V     |      |  |

Note (1) The module should be always operated within the above ranges.


Note (2) Measurement condition:



Issue Date: Apr.06.2010 Model No.: V420H2-LH3 **Approval** 



### Vcc rising time is 470us




Note (3) The specified power supply current is under the conditions at Vcc = 12 V,  $Ta = 25 \pm 2$  °C,  $f_v = 60$  Hz, whereas a power dissipation check pattern below is displayed.




Issue Date: Apr.06.2010 Model No.: V420H2-LH3

**Approval** 



Note (4) The LVDS input characteristics are as follows:





Approval

### 3.2 BACKLIGHT CONNECTOR PIN CONFIGURATION

### 3.2.1 LAMP SPECIFICATION

 $(Ta = 25 \pm 2 \, ^{\circ}C)$ 

| Parameter            | Cymhal     |        | Value  | Unit   | Note                    |          |  |
|----------------------|------------|--------|--------|--------|-------------------------|----------|--|
| rarameter            | Symbol     | Min.   | Тур.   | Max.   | - Offit                 | note     |  |
| Lamp Input Voltage   | VL         | -      | (1090) | -      | Lamp Input<br>Voltage   | VL       |  |
| Lamp Current         | IL         | 10.0   | 10.5   | 11.0   | Lamp                    | A_dim=HI |  |
| Lamp Current         | 1L         | 8.5    | 9.0    | 9.5    | Current                 | A_dim=LO |  |
| Lamp Turn On Voltage | VS         | -      | -      | (1910) | Lamp Turn<br>On Voltage | VS       |  |
| Lamp Furn On Voltage | <b>V</b> 3 | -      | -      | (1560) |                         |          |  |
| Operating Frequency  | FL         | 35     | -      | 70     | Operating<br>Frequency  | FL       |  |
| Lamp Life Time       | LBL        | 50,000 | -      | -      | Lamp Life<br>Time       | LBL      |  |

### 3.2.2 ELECTRICAL SPECIFICATION

 $(Ta = 25 \pm 2 \, ^{\circ}C)$ 

| (1a - 25±2 C)         |                  |      |       |      |       |                          |     |    |
|-----------------------|------------------|------|-------|------|-------|--------------------------|-----|----|
| Parameter             | C11              |      | Value | Unit | N     |                          |     |    |
| rarameter             | Symbol           | Min. | Тур.  | Max. | Oill  | Note                     |     |    |
| Pawar Cangumptian     | P <sub>BL</sub>  | -    | 130   | 142  | W     | (5),(6) IL = 10.5 mA     |     |    |
| Power Consumption     | L BL             | -    | 110   | 122  |       | (5), $(6)$ IL = $9.0$ mA |     |    |
| Power Supply Voltage  | $V_{BL}$         | 22.8 | 24.0  | 25.2 | VDC   |                          |     |    |
| Power Supply Current  | $I_{BL}$         | -    | 5.4   | 5.9  | A     | Non Dimming              |     |    |
| Fower Suppry Current  |                  | IBL  | IBL   | IBL  |       | 4.6                      | 5.1 | 71 |
| Input Ripple Noise    | -                | -    | -     | 912  | mVP-P | VBL=22.8V                |     |    |
| Oscillating Frequency | $F_{\mathrm{W}}$ | 39   | 42    | 45   | kHz   | (3)                      |     |    |
| Dimming Frequency     | $F_{B}$          | 150  | 160   | 170  | Hz    |                          |     |    |
| Minimum Duty Ratio    | D <sub>MIN</sub> | -    | 20    | -    | %     |                          |     |    |


Note (1) Lamp current is measured by utilizing AC current probe and its value is average by measuring master and slave board.

Note (2) The lamp starting voltage  $V_S$  should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.





- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at  $Ta = 25 \pm 2^{\circ}C$  and  $I_L = (8.5 \sim 11.0)$  mArms.
- Note (5) The power supply capacity should be higher than the total inverter power consumption P<sub>BL</sub>. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.
- Note (6) The measurement condition of Max. value is based on 42" backlight unit under input voltage 24V, average lamp current 9.3 mA and 10.8 mA and lighting 30 minutes later.





Issue Date: Apr.06.2010 Model No.: V420H2-LH3

Approval

### 3.2.3 INVERTER INTERFACE CHARACTERISTICS

| Parameter                 |     | Symbol Test       |           | Value |      |      | Unit | Note                   |  |
|---------------------------|-----|-------------------|-----------|-------|------|------|------|------------------------|--|
|                           |     | Symbol            | Condition | Min.  | Тур. | Max. | Unit | Note                   |  |
| On /Off Control Waltage   | ON  | 17                | _         | 2.0   | _    | 5.0  | V    |                        |  |
| On/Off Control Voltage    | OFF | $ m V_{BLON}$     | _         | 0     | _    | 0.8  | V    |                        |  |
| Internal PWM Control      | MAX | 17                | _         | 3.15  | _    | 5.0  | V    | Max. Duty Ratio        |  |
| Voltage                   | MIN | $V_{ m IPWM}$     | _         | _     | 0    | _    | V    | Min. Duty Ratio        |  |
| Chatago Ciornal           | HI  | Chabras           | _         | 3.0   | 3.3  | 3.6  | V    | Normal                 |  |
| Status Signal LC          | LO  | Status            | _         | 0     | _    | 0.8  | V    | Abnormal               |  |
| VBL Rising Time           |     | Tr1               | _         | 30    | _    | _    | ms   | 10%-90%V <sub>BL</sub> |  |
| VBL Falling Time          |     | Tf1               | _         | 30    |      |      | ms   | 10 /o -90 /o V BL      |  |
| Control Signal Rising Ti  | me  | Tr                | _         | _     |      | 100  | ms   |                        |  |
| Control Signal Falling Ti | me  | Tf                | _         |       |      | 100  | ms   |                        |  |
| PWM Signal Rising Time    |     | T <sub>PWMR</sub> | -         |       | ) –  | 50   | us   |                        |  |
| PWM Signal Falling Time   |     | $T_{PWMF}$        | 7         |       | _    | 50   | us   |                        |  |
| Input Impedance           |     | R <sub>IN</sub>   |           | 1     | _    | _    | ΜΩ   |                        |  |
| PWM Delay Time            |     | $T_{PWM}$         |           | 100   | _    | _    | ms   |                        |  |
| BLON Delay Time           |     | Ton               | _         | 300   | _    | _    | ms   |                        |  |
| BLON Off Time             |     | Ton1              | _         | 300   | _    | _    | ms   |                        |  |

Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM signal during backlight turn on period.


Note (2) The power sequence and control signal timing are shown in the following figure. For a certain reason, the inverter has a possibility to be damaged with wrong power sequence and control signal timing.

Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions: Turn ON sequence:  $VBL \rightarrow PWM \text{ signal} \rightarrow BLON$ 

Turn OFF sequence: BLOFF  $\rightarrow$  PWM signal  $\rightarrow$  VBL



**Approval** 



(Adin Function will be change to EPWM)






Issue Date: Apr.06.2010 Model No.: V420H2-LH3

Approval

### 4. BLOCK DIAGRAM OF INTERFACE

#### **4.1 TFT LCD MODULE**







**Approval** 

### 5. INPUT TERMINAL PIN ASSIGNMENT

### **5.1 TFT LCD Module Input**

CNF1 Connector Part No.: JAE Taiwan (台灣航空電子) FI-RE51S-HF or equivalent.

| Pin | Name    | Description  | Note |
|-----|---------|--|------|
| 1   | RPF     | Reverse picture function (default low)                     | 8    |
| 2   | MEN     | MEMC function selection                                    | 5    |
| 3   | MCFG0   | MEMC function selection                                    | 5    |
| 4   | MCFG1   | MEMC function selection                                    | 5    |
| 5   | LVDS8b  | 8bit/10bit LVDS input selection                            | 6    |
| 6   | GV_mode | Graphic / Video mode selection                             | 7    |
| 7   | SELLVDS | LVDS data format Selection                                 | 3    |
| 8   | SCL     | I2C CLK Signal   |      |
| 9   | SDA.    | I2C Data Signal  |      |
| 10  | ODSEL   | Overdrive Lookup Table Selection                           | 4    |
| 11  | GND     | Ground   |      |
| 12  | ERX0-   | 2nd pixel Negative LVDS differential data input. Channel 0 |      |
| 13  | ERX0+   | 2nd pixel Positive LVDS differential data input. Channel 0 |      |
| 14  | ERX1-   | 2nd pixel Negative LVDS differential data input. Channel 1 |      |
| 15  | ERX1+   | 2nd pixel Positive LVDS differential data input. Channel 1 |      |
| 16  | ERX2-   | 2nd pixel Negative LVDS differential data input. Channel 2 |      |
| 17  | ERX2+   | 2nd pixel Positive LVDS differential data input. Channel 2 |      |
| 18  | GND     | Ground   |      |
| 19  | ECLK-   | 2nd pixel Negative LVDS differential clock input.          |      |
| 20  | ECLK+   | 2nd pixel Positive LVDS differential clock input.          |      |
| 21  | GND     | Ground   |      |
| 22  | ERX3-   | 2nd pixel Negative LVDS differential data input. Channel 3 |      |
| 23  | ERX3+   | 2nd pixel Positive LVDS differential data input. Channel 3 |      |
| 24  | ERX4-   | 2nd pixel Negative LVDS differential data input. Channel 4 |      |
| 25  | ERX4+   | 2nd pixel Positive LVDS differential data input. Channel 4 |      |
| 26  | N.C.    | No Connection  | 2    |
| 27  | N.C.    | No Connection  | 2    |
| 28  | ORX0-   | 1st pixel Negative LVDS differential data input. Channel 0 |      |
| 29  | ORX0+   | 1st pixel Positive LVDS differential data input. Channel 0 |      |
| 30  | ORX1-   | 1st pixel Negative LVDS differential data input. Channel 1 |      |
| 31  | ORX1+   | 1st pixel Positive LVDS differential data input. Channel 1 |      |
| 32  | ORX2-   | 1st pixel Negative LVDS differential data input. Channel 2 |      |
| 33  | ORX2+   | 1st pixel Positive LVDS differential data input. Channel 2 |      |
| 34  | GND     | Ground   |      |
|     | OCLK-   | 1st pixel Negative LVDS differential clock input.          |      |
|     | OCLK+   | 1st pixel Positive LVDS differential clock input.          |      |
|     | GND     | Ground   |      |
|     | ORX3-   | 1st pixel Negative LVDS differential data input. Channel 3 |      |
|     | ORX3+   | 1st pixel Positive LVDS differential data input. Channel 3 |      |
| 40  | ORX4-   | 1st pixel Negative LVDS differential data input. Channel 4 |      |




Issue Date: Apr.06.2010 Model No.: V420H2-LH3

**Approval** 

| 41 | ORX4+ | 1st pixel Positive LVDS differential data input. Channel 4 |   |
|----|-------|--|---|
| 42 | N.C.  | No Connection  | 2 |
| 43 | N.C.  | No Connection  | 2 |
| 44 | GND   | Ground   |   |
| 45 | GND   | Ground   |   |
| 46 | GND   | Ground   |   |
| 47 | N.C.  | No Connection  | 2 |
| 48 | VCC   | +12V power supply  |   |
| 49 | VCC   | +12V power supply  |   |
| 50 | VCC   | +12V power supply  |   |
| 51 | VCC   | +12V power supply  |   |

Note (1) LVDS connector pin order defined as follows



Note (2) Reserved for internal use. Please leave it open.

### Note (3)

| SELLVDS    | Mode  |  |  |
|------------|-------|--|--|
| L(default) | VESA  |  |  |
| Н          | JEIDA |  |  |

L: Connect to GND, H: Connect to +3.3V

Note (4) Overdrive lookup table selection. The overdrive lookup table should be selected in accordance with the frame rate to optimize image quality.

| ODSEL      | Description  |  |  |  |
|------------|--|--|--|--|
| L(default) | Lookup table was optimized for 60 Hz frame rate input. |  |  |  |
| Н          | Lookup table was optimized for 50 Hz frame rate input. |  |  |  |

L: Connect to GND, H: Connect to +3.3V

Note (5) Motion Engine (ME) Level & Demo Function Table



Issue Date: Apr.06.2010 Model No.: V420H2-LH3

Approval

Motion engine level must be adjusted after video mode is selected (or entered).

Adjusting the motion engine level in graphic mode has no effect

|                                       |                  | MEN         | MCFG1 | MCFG0 |             | Notes  |        |  |
|---------------------------------------|------------------|-------------|-------|-------|-------------|--------|--------|--|
|                                       | Blanking disable | 0           | 0     | 0     | (a)         |        |        |  |
| Blanking                              | Auto blanking    | 0           | 0     | 1     | (b)         |        |        |  |
|                                       | Blanking enable  | 0           | 1     | 0     |             | (c)    |        |  |
|                                       |                  |             |       |       |             |        |        |  |
| Effect of ME → De blur De judder Halo |                  |             |       |       |             |        | Halo   |  |
| Demo n                                | node (d)         | 0           | 1     | 1     | Demo Window |        |        |  |
|                                       | Strong           | 1           | 0     | 0     | Enable      | Strong | Strong |  |
| ME                                    | Medium(Default)  | 1           | 0     | 1     | Enable      | Normal | Normal |  |
| ME<br>Level                           | Weak             | 1           | 1     | 0     | Enable      | Weak   | ×      |  |
|                                       | OFF              | 1           | 1     | 1     | ×           | ×      | ×      |  |
|                                       |                  | (e) (f) (g) |       |       | _           |        |        |  |

- (a) Module re-starts processing video signals from Frontend scaler control board.
- (b) During sync unstable period such as format change, 60Hz <-> 50Hz. MCFG0 can be used to insert blanking of 500ms. This signal is toggled.
- (c) Module continues to insert blanking until blanking disable signal is received from frontend scaler board.
- (d) Demo window mode: Demo Window appears to the left half of display area. Left side with frame is 120Hz with MEMC, and right side is 120Hz w/o motion compensation.
- (e) GPIO (General Purpose I/O) sequence of ME Level: (1) MEN; (2) MCFG1; (3) MCFG0. GPIO sequence of Blanking Enable, Blanking Disable and Demo window: (1) MCFG1; (2) MCFG0; (3) MEN.
- (f) Each scaler command must be maintained the same voltage level at least 100ms.
- (g) 0: Connect to GND, 1: +3.3V

### Note (6) 8bit/10bit LVDS input selection

| LVDS8b     | Bit depth |
|------------|-----------|
| H(default) | 8bit      |
| L          | 10bit     |

L: Connect to GND, H: Connect to +3.3V

### Note (7) Graphic / Video mode selection

There is no prohibited time period for switching between Graphic mode and Video mode.

When this switching signal is input, LCD will be reset and will re-start selected mode.

| GV_mode    | Mode select  | MEMC ON/OFF |
|------------|--------------|-------------|
| H(default) | Graphic mode | MEMC OFF    |
| L          | Video mode   | MEMC ON     |

L : Connect to GND, H : Connect to +3.3V





Approval

Note (8)

| SELLVDS    | Mode             |
|------------|------------------|
| L(default) | Normal Display   |
| Н          | Rotation Display |

L: Connect to GND, H: Connect to +3.3V






**Approval** 

### **5.2 BACKLIGHT UNIT**

The pin configuration for the housing and the leader wire is shown in the table below.

| Pin | Name | Description  | Wire Color |
|-----|------|--------------|------------|
| 1   | HV   | High Voltage | White      |
| 2   | HV   | High Voltage | Pink       |



### **5.3 INVERTER UNIT**

CN1: S14B-PH-SM3-TB(D)(LF)(JST) or equivalent

| Pin № | Symbol | Feature                     |
|-------|--------|-----------------------------|
| 1     |        | ,                           |
| 2     |        |                             |
| 3     | VBL    | +24V                        |
| 4     |        |                             |
| 5     |        |                             |
| 6     |        |                             |
| 7     |        |                             |
| 8     | GND    | GND                         |
| 9     |        |                             |
| 10    |        |                             |
| 11    | STATUS | Normal (3.3V)               |
| 11    | 31/103 | Abnormal(GND)               |
|       |        | Amplitude Dimming Control   |
| 12    | A_DIM  | HI (2.0V ~ 5.0V)            |
|       |        | LO(0V~0.8V)                 |
| 13    | I_PWM  | Internal PWM Control Signal |
| 14    | BLON   | BL ON/OFF                   |

### CN2-CN7: SM02 -BDAS-3-TB(JST) or equivalent


| Pin No. | Symbol   | Description       |
|---------|----------|-------------------|
| 1       | CCFL HOT | CCFL high voltage |
| 2       | CCFL HOT | CCFL high voltage |





**Approval** 

### **5.4 BLOCK DIAGRAM OF INTERFACE**







Approval

| ER0~ER7 | Even pixel R data | OR0~OR7 | Odd pixel R data   |
|---------|-------------------|---------|--------------------|
| EG0~EG7 | Even pixel G data | OG0~OG7 | Odd pixel G data   |
| EB0~EB7 | Even pixel B data | OB0~OB7 | Odd pixel B data   |
|         |                   | DE      | Data enable signal |
|         |                   | DCLK    | Data clock signal  |
|         | !                 |         |                    |

Note (1) The system must have the transmitter to drive the module.

- Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.
- Note (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.






Approval

### **5.5 LVDS INTERFACE**

VESA Format : SELLVDS = L or Open

JEIDA Format : SELLVDS = H



AR0~AR9: First Pixel R Data (9; MSB, 0; LSB) AG0~AG9: First Pixel G Data (9; MSB, 0; LSB) AB0~AB9: First Pixel B Data (9; MSB, 0; LSB)

DE : Data enable signal DCLK : Data clock signal

RSVD: Reserved

24



Approval

### 5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

|               |                  |    |    |    |    |    |    |           |    |    |    | Da | ata | Sigr | nal |    |    |    |    |    |     |    |    |   |    |
|---------------|------------------|----|----|----|----|----|----|-----------|----|----|----|----|-----|------|-----|----|----|----|----|----|-----|----|----|---|----|
|               | Color            |    |    |    | Re | ed |    |           |    |    |    |    | G   | reer | ı   |    |    |    |    |    | Blı | ue |    |   |    |
|               |                  | R7 | R6 | R5 | R4 | R3 | R2 | R1        | R0 | G7 | G6 | G5 | G4  |      | G2  | G1 | G0 | В7 | В6 | В5 | B4  | В3 | B2 |   | B0 |
|               | Black            | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0  | 0  | 0  | 0  | 0   | 0    | 0   | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0 | 0  |
|               | Red              | 1  | 1  | 1  | 1  | 1  | 1  | 1         | 1  | 0  | 0  | 0  | 0   | 0    | 0   | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0 | 0  |
|               | Green            | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0  | 1  | 1  | 1  | 1   | 1    | 1   | 1  | 1  | 0  | 0  | 0  | 0   | 0  | 0  | 0 | 0  |
| Basic         | Blue             | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0  | 0  | 0  | 0  | 0   | 0    | 0   | 0  | 0  | 1  | 1  | 1  | 1   | 1  | 1  | 1 | 1  |
| Colors        | Cyan             | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0  | 1  | 1  | 1  | 1   | 1    | 1   | 1  | 1  | 1  | 1  | 1  | 1   | 1  | 1  | 1 | 1  |
|               | Magenta          | 1  | 1  | 1  | 1  | 1  | 1  | 1         | 1  | 0  | 0  | 0  | 0   | 0    | 0   | 0  | 0  | 1  | 1  | 1  | 1   | 1  | 1  | 1 | 1  |
|               | Yellow           | 1  | 1  | 1  | 1  | 1  | 1  | 1         | 1  | 1  | 1  | 1  | 1   | 1    | 1   | 1  | 1  | 0  | 0  | 0  | 0   | 0  | 0  | 0 | 0  |
|               | White            | 1  | 1  | 1  | 1  | 1  | 1  | 1         | 1  | 1  | 1  | 1  | 1   | 1    | 1   | 1  | 1  | 1  | 1  | 1  | 1   | 1  | 1  | 1 | 1  |
|               | Red (0) / Dark   | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0  | 0  | 0  | 0  | 0   | 0    | 0   | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0 | 0  |
|               | Red (1)          | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 1  | 0  | 0  | 0  | 0   | 0    | 0   | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0 | 0  |
| Cuar          | Red (2)          | 0  | 0  | 0  | 0  | 0  | 0  | 1         | 0  | 0  | 0  | 0  | 0   | 0    | 0   | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0 | 0  |
| Gray<br>Scale | :                | :  | :  | :  | :  | :  | :  | :         | :  | :  | :  | :  | :   |      |     | :  | :  | :  | :  | :  | :   | :  | :  | : | :  |
| Of            | :                | :  | :  | :  | :  | :  | :  | :         | :  | :  | :  | :  | :   | :    | \:\ | :  | :  | :  | :  | :  | :   | :  | :  | : | :  |
| Oi<br>Red     | Red (253)        | 1  | 1  | 1  | 1  | 1  | 1  | 0         | 1  | 0  | 0  | 0  | 0   | 0    | 0   | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0 | 0  |
| Rea           | Red (254)        | 1  | 1  | 1  | 1  | 1  | 1  | 1         | 0  | 0  | 0  | 0  | 0   | 0    | 0   | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0 | 0  |
|               | Red (255)        | 1  | 1  | 1  | 1  | 1  | 1  | 1         | 1  | 0  | 0  | 0  | 0   | 0    | 0   | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0 | 0  |
|               | Green (0) / Dark | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0  | 0  | 0  | 0  | 0   | 0    | 0   | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0 | 0  |
|               | Green (1)        | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0  | 0  | 0  | 0  | 0   | 0    | 0   | 0  | 1  | 0  | 0  | 0  | 0   | 0  | 0  | 0 | 0  |
| Gray          | Green (2)        | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0  | 0  | 0  | 0  | 0   | 0    | 0   | 1  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0 | 0  |
| Scale         | :                | :  | :  | :  | :  | :  |    | $\cdot$ : |    |    | :  | :  | :   | :    | :   | :  | :  | :  | :  | :  | :   | :  | :  | : | :  |
| Of            | :                | :  | :  | :  | :  |    | :  |           | :  | :  | :  | :  | :   | :    | :   | :  | :  | :  | :  | :  | :   | :  | :  | : | :  |
| Green         | Green (253)      | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0  | 1  | 1  | 1  | 1   | 1    | 1   | 0  | 1  | 0  | 0  | 0  | 0   | 0  | 0  | 0 | 0  |
| Green         | Green (254)      | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0  | 1  | 1  | 1  | 1   | 1    | 1   | 1  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0 | 0  |
|               | Green (255)      | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0  | 1  | 1  | 1  | 1   | 1    | 1   | 1  | 1  | 0  | 0  | 0  | 0   | 0  | 0  | 0 | 0  |
|               | Blue (0) / Dark  | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0  | 0  | 0  | 0  | 0   | 0    | 0   | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0 | 0  |
|               | Blue (1)         | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0  | 0  | 0  | 0  | 0   | 0    | 0   | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0 | 1  |
| Cmarr         | Blue (2)         | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0  | 0  | 0  | 0  | 0   | 0    | 0   | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 1 | 0  |
| Gray<br>Scale | :                |    | :  | :  | :  | :  | :  | :         | :  | :  | :  | :  | :   | :    | :   | :  | :  | :  | :  | :  | :   | :  | :  | : | :  |
| Scale<br>Of   | : .              |    | :  | :  | :  | :  | :  | :         | :  | :  | :  | :  | :   | :    | :   | :  | :  | :  | :  | :  | :   | :  | :  | : | :  |
| Or<br>Blue    | Blue (253)       | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0  | 0  | 0  | 0  | 0   | 0    | 0   | 0  | 0  | 1  | 1  | 1  | 1   | 1  | 1  | 0 | 1  |
| biue          | Blue (254)       | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0  | 0  | 0  | 0  | 0   | 0    | 0   | 0  | 0  | 1  | 1  | 1  | 1   | 1  | 1  | 1 | 0  |
|               | Blue (255)       | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0  | 0  | 0  | 0  | 0   | 0    | 0   | 0  | 0  | 1  | 1  | 1  | 1   | 1  | 1  | 1 | 1  |

Note (1) 0: Low Level Voltage, 1: High Level Voltage



Approval

### 6. INTERFACE TIMING

### **6.1 INPUT SIGNAL TIMING SPECIFICATIONS**

 $(Ta = 25 \pm 2 \, ^{\circ}C)$ 


The input signal timing specifications are shown as the following table and timing diagram.

| Signal            | Item                                       | Symbol                    | Min.                   | Тур.  | Max.                   | Unit | Note       |
|-------------------|--|---------------------------|------------------------|-------|------------------------|------|------------|
|                   | Frequency                                  | F <sub>clkin</sub> (=1/TC | 60                     | 74.25 | 78                     | MHz  | $\wedge$   |
| LVDS              | Input cycle to cycle jitter                | $T_{ m rcl}$              | _                      | _     | 200                    | ps   | (2)        |
| Receiver<br>Clock | Spread spectrum modulation range           | Fclkin_mo                 | F <sub>clkin</sub> -2% |       | F <sub>clkin</sub> +2% | MHz  |            |
|                   | Spread spectrum<br>modulation<br>frequency | F <sub>SSM</sub>          | 30                     |       | 50                     | KHz  | (3)        |
| LVDS<br>Receiver  | Setup Time                                 | Tlvsu                     | 600                    | _     | - 0                    | ps   |            |
| Data              | Hold Time                                  | Tlvhd                     | 600                    | 7     |                        | ps   |            |
|                   | Frame Rate                                 | $F_{r5}$                  | 47                     | 50    | 53                     | Hz   |            |
| Vertical          | Trame Nate                                 | $F_{r6}$                  | 57                     | 60    | 62                     | Hz   |            |
| Active<br>Display | Total                                      | Tv                        | 1110                   | 1125  | 1135                   | Th   | Tv=Tvd+Tvb |
| Term              | Display                                    | Tvd                       | 1080                   | 1080  | 1080                   | Th   |            |
|                   | Blank                                      | Tvb                       | 30                     | 45    | 55                     | Th   |            |
| Horizontal        | Total                                      | Th                        | 1050                   | 1100  | 1150                   | Тс   | Th=Thd+Thb |
| Active<br>Display | Display                                    | Thd                       | 960                    | 960   | 960                    | Тс   |            |
| Term              | Blank                                      | Thb                       | 90                     | 140   | 190                    | Тс   |            |

Note (1) Please make sure the range of frame rate has follow the below equation:

 $Fr(max) \ge Fclkin / Tv \times Th \le Fr(min)$ 


Note (2) The input clock cycle-to-cycle jitter is defined as below figures. Trcl =  $IT_1 - TI$ 







Note (3) The SSCG (Spread spectrum clock generator) is defined as below figures.






**Approval** 

### **6.2 POWER ON/OFF SEQUENCE**

 $(Ta = 25 \pm 2 \, ^{\circ}C)$ 

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



### Power ON/OFF Sequence

- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of VCC is in off level, please keep the level of input signals on the low or high impedance.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.





Approval

### 7. OPTICAL CHARACTERISTICS

### 7.1 TEST CONDITIONS

| Item                             | Symbol                 | Value                  | Unit             |  |  |
|----------------------------------|------------------------|------------------------|------------------|--|--|
| Ambient Temperature              | Та                     | 25±2                   | оС               |  |  |
| Ambient Humidity                 | На                     | %RH                    |                  |  |  |
| Supply Voltage                   | VCC                    | 12                     | V                |  |  |
| Input Signal                     | According to typical v | alue in "3. ELECTRICAL | CHARACTERISTICS" |  |  |
| Lamp Current                     | IL                     | 10.5                   | mA               |  |  |
| Oscillating Frequency (Inverter) | FW                     | 42                     | KHz              |  |  |
| Vertical Frame Rate              | Fr                     | 120                    | Hz               |  |  |

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.



Approval

### 7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

| Ite                   | em            | Symbol       | Condition                      | Min.  | Тур.  | Max.  | Unit | Note     |  |  |
|-----------------------|---------------|--------------|--------------------------------|-------|-------|-------|------|----------|--|--|
| Contrast Ratio        |               | CR           |                                | 4000  | 6000  | -     | -    | Note (2) |  |  |
| Response Time         | e             | Gray to gray |                                | -     | 5.5   | 10    | ms   | Note (3) |  |  |
| Center Lumina         | ance of White | LC           |                                | 360   | 450   | -     | cd/m | Note (4) |  |  |
| White Variation       | on            | δW           |                                | -     | -     | 1.3   | -    | Note (6) |  |  |
| Cross Talk            |               | СТ           |                                | -     | -     | 4     | %    | Note (5) |  |  |
|                       | Red           | Rx           |                                |       | 0.635 |       | -    |          |  |  |
|                       | Kea           | Ry           | θx=0°, θy =0°<br>Viewing angle |       | 0.323 |       | -    |          |  |  |
|                       | Green         | Gx           | at normal direction            |       | 0.288 |       | -    |          |  |  |
|                       | Green         | Gy           |                                | Тур.  | 0.600 | Тур.  | -    |          |  |  |
| Color<br>Chromaticity | Blue          | Bx           |                                | -0.03 | 0.148 | +0.03 | -    | -        |  |  |
|                       | Diue          | Ву           |                                |       | 0.050 |       | -    |          |  |  |
|                       | White         | Wx           |                                |       | 0.280 |       | -    |          |  |  |
|                       | vvinte        | Wy           |                                |       | 0.290 |       | -    |          |  |  |
|                       | Color Gamut   | C.G          |                                | 68    | 72    | -     | %    | NTSC     |  |  |
|                       | Horizontal    | θх+          |                                | 80    | 88    | -     |      |          |  |  |
| Viewing               | 1 IOHZOILLAI  | θx-          | CR≥20                          | 80    | 88    | -     | Dog  | Note (1) |  |  |
| Angle                 | Vertical      | θΥ+          | CN220                          | 80    | 88    | -     | Deg. | Note (1) |  |  |
|                       | vertical      | θΥ-          |                                | 80    | 88    | -     |      |          |  |  |

Note (1) Definition of Viewing Angle ( $\theta x$ ,  $\theta y$ ):

Viewing angles are measured by Conoscope Cono-80

Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

 $Contrast \ Ratio \ (CR) = \ \frac{Surface \ Luminance \ with \ all \ white \ pixels}{Surface \ Luminance \ with \ all \ black \ pixels}$ 


CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).



Issue Date: Apr.06.2010 Model No.: V420H2-LH3 Approval

Note (3) Definition of Gray-to-Gray Switching Time:

### **Optical Response**



The driving signal means the signal of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023. Gray to gray average time means the average switching time of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023, to each other.

Note (4) Definition of Luminance of White (L<sub>C</sub>, L<sub>AVE</sub>):

Measure the luminance of gray level 255 at center point and 5 points

 $L_C = L$  (5), where L (X) is corresponding to the luminance of the point X at the figure in Note (6).


Note (5) Definition of Cross Talk (CT):


$$CT = | YB - YA | / YA \times 100 (\%)$$

Where:

YA = Luminance of measured location without gray level 0 pattern (cd/m2)

YB = Luminance of measured location with gray level 0 pattern (cd/m2)





Note (6) Definition of White Variation ( $\delta W$ ):






Approval

Measure the luminance of gray level 255 at 5 points

 $\delta W = \text{Maximum}\left[L\left(1\right),L\left(2\right),L\left(3\right),L\left(4\right),L\left(5\right)\right] / \\ \\ \text{Minimum}\left[L\left(1\right),L\left(2\right),L\left(3\right),L\left(4\right),L\left(5\right)\right] \\ \\ \text{Minimum}\left[L\left(1\right),L\left(1\right$ 





### 8. PRECAUTIONS

#### 8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- [1] Do not apply rough force such as bending or twisting to the module during assembly.
- [2] It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- [3] Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
- [4] Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- [5] Do not plug in or pull out the I/F connector while the module is in operation.
- [6] Do not disassemble the module.
- [7] Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- [8] Moisture can easily penetrate into LCD module and may cause the damage during operation.
- [9] When storing modules as spares for a long time, the following precaution is necessary.
  - [9.1] Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
  - [ 9.2 ] The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.
- [ 10 ] When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

### **8.2 SAFETY PRECAUTIONS**

- [1] The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
- [2] If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- [3] After the module's end of life, it is not harmful in case of normal operation and storage.




Issue Date: Apr.06.2010 Model No.: V420H2-LH3

Approval

### 9. DEFINITION OF LABELS


#### 9.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



Model Name: V420H2-LH3

Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

Manufactured Date:

Year: 2001=1, 2002=2, 2003=3, 2004=4...2010=0, 2011=1, 2012=2...

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

Revision Code: Cover all the change

Serial No.: Manufacturing sequence of product Product Line:  $1 \rightarrow \text{Line}1$ ,  $2 \rightarrow \text{Line}2$ , ...etc.



Issue Date: Apr.06.2010 Model No.: V420H2-LH3

**Approval** 

### 10. PACKAGING

### 10.1 PACKAGING SPECIFICATIONS

- (1) 4 LCD TV modules / 1 Box
- (2) Box dimensions: 1085(L)x296(W)x653(H)mm
- (3) Weight: Approx. 53.17Kg(4 modules per carton)

### **10.2 PACKAGING METHOD**

Figures 10-1 and 10-2 are the packing method





Figure 10-1 packing method



**Approval** 

### Sea / Land Transportation (40ft Container)



### Air Transportation





Figure 10-2 packing method






**Approval** 

### 11. MECHANICAL CHARACTERISTIC





Approval





Appendix - TWO Wire BUS INTRODUCTION

Global LCD Panel Exchange Center

Issue Date: Apr.06.2010 Model No.: V420H2-LH3 Approval

### A.1 PIN ASSIGNMENT


51pins LVDS connector

Pin8: SCL

Pin9: SDA

### A.2 I2C BUS APPLICATION NOTE

I2C bus: (The I2C bus must for MEMC only or prevent the I2C bus voltage drop down in initial state)



#### A.3 TWO WIRE BUS DEVICE ADDRESS

Two wire device address: default is 0x40, 1 byte

Two wire command: the range is 0x00 to 0xFF, 1 byte, see the two wire command table.





Approval

### Two wire bus format:

| Dev | vice .                                       | Addı | ress | : 0>  | (40   | def  | ault    |        |      |      |    | Co | mm | and | ġ  |      |
|-----|--|------|------|-------|-------|------|---------|--------|------|------|----|----|----|-----|----|------|
| D7  | D6   | D5   | D4   | D3    | D2    | D1   | D0      |        | D7   | D6   | D5 | D4 | D3 | D2  | D1 | D0   |
| 0   | 1  | 0    | 0    | 0     | 0     | 0    | W/R     |        | L    | X    | Х  | Х  | Х  | Х   | Х  | х    |
| W/F | write  | e:0  | ; Re | ad :  | 1     |      |         | 55     |      | 5 70 |    |    |    |     | 8  | of 3 |
| L   | L 1: 1Byte Data Length; 0: 4Byte Data Length |      |      |       |       |      |         |        |      |      |    |    |    |     |    |      |
| S   | S TWI-Bus Start condition from master        |      |      |       |       |      |         |        |      |      |    |    |    |     |    |      |
| Sr  | TWI  | -Bus | Sta  | art c | ond   | itio | n from  | mast   | er   |      |    |    |    |     |    |      |
| Α   | TWI  | -Bus | Ac   | kno   | wlec  | lge  | bit fro | n ma   | ster |      |    |    |    |     |    |      |
| /A  | TWI  | -Bus | No:  | t Ac  | kno   | wle  | dge bi  | t from | sal  | ve   |    |    |    |     |    |      |
| Р   | P TWI-Bus Stop condition from master         |      |      |       |       |      |         |        |      |      |    |    |    |     |    |      |
| Da  | ata  | TW   | Bus  | s Da  | ita f | rom  | mast    | er     |      |      |    |    |    |     |    |      |
| Da  | ata  | TWI  | Bus  | B Da  | ta f  | rom  | salve   |        |      |      |    |    |    |     |    |      |




Approval


### A.4 TWO WAY TO CONTROL THE TWO WIRE BUS

There are two options to control the two wires bus command.

#### Two wire bus 6 bytes format



### Two wire bus 3 bytes format



### Note:

A transmission basically consists of a START condition, a SLA+R/W, one or more data packets and a STOP condition. An empty message, consisting of a START followed by a STOP condition, is illegal. Note that the wired-ANDing of the SCL line can be used to implement handshaking between the master and the slave. The slave can extend the SCL low period by pulling the SCL line low. This is useful if the clock speed set up by the master is too fast for the slave, or the slave needs extra time for processing between the data transmissions. The slave extending the SCL low period will not affect the SCL high period, which is determined by the master. As a consequence, the slave can reduce the TWI data transfer speed by prolonging the SCL duty cycle.





Approval

### A.5 TWO WIRE BUS COMMAND TABLE

There is two wire bus command table.

| Command Name          |      | Access<br>Mode | Description                    |
|-----------------------|------|----------------|--------------------------------|
| All OSD Protection    | 0x00 | R/W            | OSDx Enable Flag Contorl       |
| OSD1_Start_Protection | 0x01 | R/W            | OSD1 Protection Start Position |
| OSD2_Start_Protection | 0x02 | R/W            | OSD2 Protection Start Position |
| OSD3_Start_Protection | 0x03 | R/W            | OSD3 Protection Start Position |
| OSD4_Start_Protection | 0x04 | R/W            | OSD4 Protection Start Position |
| OSD1_End_Protection   | 0x05 | R/W            | OSD1 Protection End Position   |
| OSD2_End_Protection   | 0x06 | R/W            | OSD2 Protection End Position   |
| OSD3_End_Protection   | 0x07 | R/W            | OSD3 Protection End Position   |
| OSD4_End_Protection   | 0x08 | R/W            | OSD4 Protection End Position   |
| Demo Window           | 0x09 | R/W            | ME Performance Demo            |
| MEMC Level            | 0x0A | R/W            | ME Performance                 |
| GV Mode               | 0x0B | R/W            | ME Operation                   |
| Blanking              | 0x0C | R/W            | Blinking the screen            |
| RPF                   | 0x0D |                | Rotation picture function      |

(x1, y1)

OSD protection is rectangle. Please locate the position as below,

(x1-Left, y1-Top) (x2-Right, y2-Bottom)

Motion engine is not active in this blue area.

(x2, y2)



Approval

### **Enable All OSD Protection**

|                    |     |     |     |     |     | Allo | SD F | Prote | c                          | tion : 0x00 |                            |
|--------------------|-----|-----|-----|-----|-----|------|------|-------|----------------------------|-------------|----------------------------|
| 4 Bytes Data Leng  | th  |     |     |     |     |      |      |       |                            |             |                            |
| 1st BYTE DATA      | D31 | D30 | D29 | D28 | D27 | D26  | D25  | D24   | T                          | D31~D28     | Unused                     |
|                    |     | Unu | sed |     |     | OS   | Dx   |       |                            | D27         | OSD4 flag 1 : On ; 0 : Off |
| 2nd BYTE DATA      | D23 | D22 | D21 | D20 | D19 | D18  | D17  | D16   |                            | D26         | OSD3 flag 1 : On ; 0 : Off |
|                    |     |     |     | Unu | sed |      |      |       |                            | D25         | OSD2 flag 1 : On ; 0 : Off |
| 3rd BYTE DATA      | D15 | D14 | D13 | D12 | D11 | D10  | D9   | D8    |                            | D24         | OSD1 flag 1 : On ; 0 : Off |
|                    |     |     |     | Unu | sed |      |      |       |                            | D23~D0      | Unused                     |
| 4th BYTE DATA      | D7  | D6  | D5  | D4  | D3  | D2   | D1   | D0    |                            |             |                            |
|                    |     |     |     | Unu | sed |      |      |       |                            |             |                            |
|                    |     |     |     |     |     | Allo | SD F | Prote | C1                         | tion : 0x80 |                            |
| 1 Byte Data Lengti | h   |     |     |     |     |      |      |       |                            |             |                            |
| 1st BYTE DATA      | D7  | D6  | D5  | D4  | D3  | D2   | D1   | D0    | Т                          | D7~D4       | Unused                     |
|                    |     | Unu | sed |     |     | OS   | Dx   |       |                            | D3          | OSD4 flag 1 : On ; 0 : Off |
|                    |     |     |     |     |     |      |      |       |                            | D2          | OSD3 flag 1 : On ; 0 : Off |
|                    |     |     |     |     |     |      |      |       |                            | D1          | OSD2 flag 1 : On ; 0 : Off |
|                    |     |     |     |     |     |      |      | D0    | OSD1 flag 1 : On ; 0 : Off |             |                            |
|                    |     |     |     |     |     |      |      |       |                            |             |                            |

### OSD # 1~4 Start Protection

|                              | OSD1_Start_Protection : 0x01 |     |     |      |       |     |     |     |                          |                            |                            |  |  |  |
|------------------------------|------------------------------|-----|-----|------|-------|-----|-----|-----|--------------------------|----------------------------|----------------------------|--|--|--|
|                              | OSD2_Start_Protection : 0x02 |     |     |      |       |     |     |     |                          |                            |                            |  |  |  |
|                              | OSD3_Start_Protection : 0x03 |     |     |      |       |     |     |     |                          |                            |                            |  |  |  |
| OSD4_Start_Protection : 0x04 |                              |     |     |      |       |     |     |     |                          |                            |                            |  |  |  |
| 4 Bytes Data Length          |                              |     |     |      |       |     |     |     |                          |                            |                            |  |  |  |
| 1st BYTE DATA                | D31                          | D30 | D29 | D28  | D27   | D26 | D25 | D24 |                          | D31                        | OSDx flag 1 : On ; 0 : Off |  |  |  |
|                              |                              |     | Unu | ısed |       |     |     |     |                          | D30~D27                    | Unused                     |  |  |  |
| 2nd BYTE DATA                | D23                          | D22 | D21 | D20  | D19   | D18 | D17 | D16 |                          | D26~D16 OSDx Left position |                            |  |  |  |
|                              |                              |     |     | OSD  | Left  |     |     |     |                          | D15~D11                    | Unused                     |  |  |  |
| 3rd BYTE DATA                | D15                          | D14 | D13 | D12  | D11   | D10 | D9  | D8  |                          | D10~D0                     | OSDx Top position          |  |  |  |
|                              |                              |     |     |      |       |     |     |     | ſ                        |                            |                            |  |  |  |
| 4th BYTE DATA                | D7                           | D6  | D5  | D4   | D3    | D2  | D1  | DO  | ١                        |                            |                            |  |  |  |
|                              |                              |     | (   | OSD: | ς Τομ | )   |     |     | Left position Max : 1919 |                            |                            |  |  |  |
|                              |                              |     |     |      |       |     |     |     | ľ                        | Top positio                | n Max : 1079               |  |  |  |

### OSD # 1~4 End Protection

| 2004 5 1 0 1 0 2 0 0 5     |                                       |     |      |     |      |     |     |       |     |                           |                         |  |  |  |
|----------------------------|---------------------------------------|-----|------|-----|------|-----|-----|-------|-----|---------------------------|-------------------------|--|--|--|
| OSD1_End_Protection : 0x05 |                                       |     |      |     |      |     |     |       |     |                           |                         |  |  |  |
|                            | OSD2_End_Protection : 0x06            |     |      |     |      |     |     |       |     |                           |                         |  |  |  |
| OSD3_End_Protection : 0x07 |                                       |     |      |     |      |     |     |       |     |                           |                         |  |  |  |
|                            |                                       |     |      |     | 0    | SD4 | End | I_Pro | ıtı | ection : 0x08             | 3                       |  |  |  |
| 4 Bytes Data Leng          | ŗth                                   |     |      |     |      |     |     |       |     |                           |                         |  |  |  |
| 1st BYTE DATA              | D31                                   | D30 | D29  | D28 | D27  | D26 | D25 | D24   | I   | D31~D27                   | Unused                  |  |  |  |
|                            |                                       | U   | nuse | ed  |      |     |     |       |     | D26~D16                   | 016 OSDx Right position |  |  |  |
| 2nd BYTE DATA              | D23                                   | D22 | D21  | D20 | D19  | D18 | D17 | D16   |     | D15~D11 Unused            |                         |  |  |  |
|                            |                                       |     | (    | OSD | Righ | t   |     |       |     | D10~D0                    | OSDx Bottom position    |  |  |  |
| 3rd BYTE DATA              | D15                                   | D14 | D13  | D12 | D11  | D10 | D9  | D8    |     |                           |                         |  |  |  |
|                            |                                       | U   | nuse | ed  |      |     |     |       | 1   |                           |                         |  |  |  |
| 4th BYTE DATA              | 4th BYTE DATA D7 D6 D5 D4 D3 D2 D1 D0 |     |      |     |      |     |     |       |     | Right position Max : 1919 |                         |  |  |  |
| OSD Bottom                 |                                       |     |      |     |      |     |     |       | 1   | Bootom po                 | sition Max : 1079       |  |  |  |
|                            |                                       |     |      |     |      |     |     |       | 1   |                           |                         |  |  |  |
|                            |                                       |     |      |     |      |     |     |       |     |                           |                         |  |  |  |

**43** 



Issue Date : Apr.06.2010 Model No.: V420H2-LH3

Approval

### Demo Window

|                    | Demo Window: 0x09                           |       |        |        |     |     |      |         |          |                              |  |  |  |  |
|--------------------|---|-------|--------|--------|-----|-----|------|---------|----------|------------------------------|--|--|--|--|
| 4 Bytes Data Leng  | th  |       |        |        |     |     |      |         |          |                              |  |  |  |  |
| 1st BYTE DATA      | D31 [                                       | 030   | 029 D: | 28 D27 | D26 | D25 | D24  |         | D31~D25  | Unused                       |  |  |  |  |
|                    |   |       | Unu    | used   |     |     |      |         | D24      | DemoWindow 1 : On ; 0 : Off  |  |  |  |  |
| 2nd BYTE DATA      | D23   | 022 C | D21 D2 | 20 D19 | D18 | D17 | D16  |         | D23~D0   | Unused                       |  |  |  |  |
|                    |   |       | U      | Jnused |     |     |      |         |          |                              |  |  |  |  |
| 3rd BYTE DATA      | 3rd BYTE DATA D15 D14 D13 D12 D11 D10 D9 D8 |       |        |        |     |     |      |         |          |                              |  |  |  |  |
|                    |   |       | U      | Jnused |     |     |      |         |          |                              |  |  |  |  |
| 4th BYTE DATA      | D7  | D6 [  | DS D   | 04 D3  | D2  | D1  | DO   |         |          |                              |  |  |  |  |
|                    |   |       | U      | Jnused |     |     |      | $\perp$ |          |                              |  |  |  |  |
|                    |   |       |        |        | De  | mo  | Wind | io      | w : 0x89 |                              |  |  |  |  |
| 1 Byte Data Lengti | h   |       |        |        |     |     |      |         |          |                              |  |  |  |  |
| 1st BYTE DATA      | D7  | D6 I  | DS D   | 04 D3  | D2  | D1  | D0   |         | D7~D1    | Unused                       |  |  |  |  |
|                    | Unused                                      |       |        |        |     |     |      |         | D0       | Demo Window 1 : On ; 0 : Off |  |  |  |  |
|                    |   |       |        |        |     |     |      |         |          |                              |  |  |  |  |

### MEMC Level

| ME Level; 0x0A.,     |                      |                      |                            |        |                      |                             |  |  |  |  |  |  |  |  |  |
|----------------------|----------------------|----------------------|----------------------------|--------|----------------------|-----------------------------|--|--|--|--|--|--|--|--|--|
| 4 Bytes Data Length. |                      |                      |                            |        |                      |                             |  |  |  |  |  |  |  |  |  |
| 1st BYTE DATA        | D31 . D30 . D29 .    | D28. D27.            | D26. D25                   | D24.   | D31~D29.a            | Unused. <sub>1</sub>        |  |  |  |  |  |  |  |  |  |
| .1                   | Unused. <sub>1</sub> |                      | ME Level                   | a      | D28~24. <sub>1</sub> | ME Level 0~F. <sub>1</sub>  |  |  |  |  |  |  |  |  |  |
| 2nd BYTE DATA        | D23. D22. D21.       | D20. D19.            | D18. D17                   | D16.   |                      |                             |  |  |  |  |  |  |  |  |  |
| .1                   |                      | Unused. <sub>1</sub> |                            |        |                      |                             |  |  |  |  |  |  |  |  |  |
| 3rd BYTE DATA        | D15. D14. D13.       | D12. D11.            | D10. D9.                   | . D8   |                      | 0 : Off ↓<br>3 : Weak ↓     |  |  |  |  |  |  |  |  |  |
| a                    |                      | Unused. <sub>1</sub> |                            |        |                      | 3∵Weak                      |  |  |  |  |  |  |  |  |  |
| 4th BYTE DATA        | D7.a D6.a D5.a       | D4.a D3.a            | D2.a D1.                   | a D0.a | .1                   | D: Strong.                  |  |  |  |  |  |  |  |  |  |
| a                    |                      | Unused. <sub>3</sub> |                            |        | D23~D0.a             | Unused.,                    |  |  |  |  |  |  |  |  |  |
|                      |                      | ME L                 | eyel ; 0x8A                | .1     |                      |                             |  |  |  |  |  |  |  |  |  |
| 1 Byte Data Length.  |                      |                      |                            |        |                      |                             |  |  |  |  |  |  |  |  |  |
| 1st BYTE DATA        | D7.a D6.a D5.a       | D4.a D3.a            | D2.4 D1.                   | a D0.a | D7~D4. <sub>3</sub>  | Unused.,                    |  |  |  |  |  |  |  |  |  |
| .a                   | Unused.,             |                      | ME Level                   | a      | D3~D0. <sub>1</sub>  | ME Level 0~F.₁              |  |  |  |  |  |  |  |  |  |
|                      |                      |                      |                            |        |                      |                             |  |  |  |  |  |  |  |  |  |
|                      |                      |                      |                            |        |                      | 0; Off ↓                    |  |  |  |  |  |  |  |  |  |
|                      |                      |                      | 3°: Weak ∔<br>8 : Normal ∔ |        |                      |                             |  |  |  |  |  |  |  |  |  |
|                      | .1                   |                      |                            |        | .1                   | o : Normar∓<br>D : Strong.₁ |  |  |  |  |  |  |  |  |  |

### **GV** Mode

|                    | CVM   | I - 0.0D                    |
|--------------------|---|-----------------------------|
| 4 D 4 D-4- I       |   | le : 0x0B                   |
| 4 Bytes Data Leng  |   |                             |
| 1st BYTE DATA      | D31  D30  D29  D28  D27  D26  D25 <mark>D2</mark> | D31~D25 Unused              |
|                    | Unused  | D24 1 : Graphic ; 0 : Video |
| 2nd BYTE DATA      | D23 D22 D21 D20 D19 D18 D17 D1                    | D23~D0 Unused               |
|                    | Unused  |                             |
| 3rd BYTE DATA      | D15 D14 D13 D12 D11 D10 D9 D8                     |                             |
|                    | Unused  |                             |
| 4th BYTE DATA      | D7 D6 D5 D4 D3 D2 D1 D0                           |                             |
|                    | Unused  |                             |
|                    | GV Mo   | le : 0x8B                   |
| 1 Byte Data Lengti | 1   |                             |
| 1st BYTE DATA      | D7 D6 D5 D4 D3 D2 D1 D0                           | D7~D1 Unused                |
|                    | Unused  | D0 1 : Graphic ; 0 : Video  |
|                    |   |                             |





Approval

### Blanking (Enable/Disable)

|                    |                 |     |     |      |     |       |                      | _      | _ |            |                            |  |  |  |
|--------------------|-----------------|-----|-----|------|-----|-------|----------------------|--------|---|------------|----------------------------|--|--|--|
|                    | Blanking : 0x0C |     |     |      |     |       |                      |        |   |            |                            |  |  |  |
| 4 Bytes Data Leng  | th              |     |     |      |     |       |                      |        |   |            |                            |  |  |  |
| 1st BYTE DATA      | D31             | D30 | D29 | D28  | D27 | D26 D | )25 <mark>D</mark> : | 24     |   | D31~D26    | Unused                     |  |  |  |
|                    |                 |     | U   | nuse | d   |       |                      |        |   | D24        | Blanking; 1 : On ; 0 : Off |  |  |  |
| 2nd BYTE DATA      | D23             | D22 | D21 | D20  | D19 | D18 D | )17 D                | 16     |   | D23~D0     | Unused                     |  |  |  |
|                    |                 |     |     | Unu  | sed |       |                      |        |   |            |                            |  |  |  |
| 3rd BYTE DATA      | D15             | D14 | D13 | D12  | D11 | D10 [ | D9 D                 | 8      |   |            |                            |  |  |  |
|                    |                 |     |     | Unu  | sed |       |                      |        |   |            |                            |  |  |  |
| 4th BYTE DATA      | D7              | D6  | D5  | D4   | D3  | D2 [  | D1 D                 | 0      |   | When the i | nput signal is unstable,   |  |  |  |
|                    |                 |     |     | Unu  | sed |       |                      |        |   | the screer | n should be blanked.       |  |  |  |
|                    |                 |     |     |      |     | E     | Blank                | ing    | , | : 0x8C     |                            |  |  |  |
| 1 Byte Data Lengti | h               |     |     |      |     |       |                      |        |   |            |                            |  |  |  |
| 1st BYTE DATA      | D7              | D6  | D5  | D4   | D3  | D2 [  | D1 D                 | 0      | I | D7~D1      | Unused                     |  |  |  |
|                    |                 |     | U   | nuse | d   |       |                      |        |   | D0         | Blanking; 1 : On ; 0 : Off |  |  |  |
|                    |                 |     |     |      |     |       |                      | $\neg$ | ſ |            |                            |  |  |  |

### Rotation Panel Function

|                     | RPF: 0x0D.        |                  |                   |        |                   |        |                   |                  |  |                              |  |  |  |  |
|---------------------|-------------------|------------------|-------------------|--------|-------------------|--------|-------------------|------------------|--|------------------------------|--|--|--|--|
| Bytes Data Length.  |                   |                  |                   |        |                   |        |                   |                  |  |                              |  |  |  |  |
| 1st BYTE DATA       | D31. <sub>3</sub> | D30.             | D29. <sub>1</sub> | D28.   | D27.5             | D26.   | D25. <sub>1</sub> | D24.             | D31~D26. <sub>1</sub>                      | Unused. <sub>1</sub>         |  |  |  |  |
| а                   |                   |                  | L                 | Inused | <b>1</b> .1       |        |                   |                  | D24. <sub>3</sub>                          | Rotation; 1 ; 180° ; 0 : 0°. |  |  |  |  |
| 2nd BYTE DATA       | D23.              | D22.             | D21.a             | D20.   | D19. <sub>1</sub> | D18.   | D17.              | D16.             | D23~D0. <sub>1</sub>                       | Unused. <sub>1</sub>         |  |  |  |  |
| a                   |                   |                  |                   | Unu    | sed.              |        |                   |                  |  |                              |  |  |  |  |
| 3rd BYTE DATA .a    | D15.              | D14.             | D13.              | D12.   | D11.5             | D10.   | D9.4              | D8. <sub>1</sub> |  |                              |  |  |  |  |
| a                   |                   |                  |                   | Unu    | sed.              |        |                   |                  | O: Normal c                                | Vienlay I                    |  |  |  |  |
| 4th BYTE DATA .a    | D7.a              | D6. <sub>3</sub> | D5.1              | D4.5   | D3. <sub>1</sub>  | D2.5   | D1.5              | D0.1             | D: Normal display↓<br>1: Rotation displayℯ |                              |  |  |  |  |
| a                   |                   |                  |                   | Unu    | sed.              |        |                   |                  |  |                              |  |  |  |  |
|                     |                   |                  |                   |        | R.P.              | F ; 0x | 8D.1              |                  |  |                              |  |  |  |  |
| 1 Byte Data Length. |                   |                  |                   |        |                   |        |                   |                  |  |                              |  |  |  |  |
| 1st BYTE DATA       | D7.a              | D6. <sub>1</sub> | D5. <sub>1</sub>  | D4.1   | D3. <sub>1</sub>  | D2.1   | D1.a              | D0.4             | D7~D1.a                                    | Unused. <sub>1</sub>         |  |  |  |  |
| а                   |                   |                  | L                 | Jnused | <b>1</b> .1       |        |                   | D0. <sub>1</sub> | Rotation; 1 ; 180° ; 0 : 0°.               |                              |  |  |  |  |
|                     |                   |                  | ₽                 |        |                   |        |                   |                  |  |                              |  |  |  |  |
|                     |                   |                  |                   |        |                   |        |                   |                  |  |                              |  |  |  |  |






Approval


### A.6 TWO WIRE BUS REQUIREMENT

| Symbol              | Parameter  | Condition                              | Min             | Max                   | Unit |
|---------------------|--|--|-----------------|-----------------------|------|
| $V_{L}$             | Input Low-voltage                                |  | 0               | 0.7                   | V    |
| $V_{H}$             | Input High-voltage                               |  | 2.7             | 3.3                   | V    |
| t <sub>r</sub>      | Rise Time for both SDA and SCL                   |  | $20 + 0.1C_{b}$ | 300                   | ns   |
| $t_{cf}$            | Output Fall Time from $V_{IHmin}$ to $V_{ILmax}$ | $10 \text{ pF} < C_b < 400 \text{ pF}$ | $20 + 0.1C_{b}$ | 250                   | ns   |
| I <sub>i</sub>      | Input Current each I/O Pin                       | $0.1V_{CC} < Vi < 0.9V_{CC}$           | -10             | 10                    | uA   |
| Ci                  | Capacitance for each I/O Pin                     |  | NA              | 10                    | pF   |
| $f_{SCL}$           | SCL Clock Frequency                              |  | 4               | 50                    | KHz  |
| $R_P$               | Value of Pull-up resistor                        | $f_{SCL} \le 50 KHz$                   | 3000            | 1000ns/C <sub>b</sub> | Ω    |
| t <sub>HDSTA</sub>  | Hold Time (repeated) STAR Condition              | $f_{SCL} \le 50 KHz$                   | 4               | NA                    | us   |
| $t_{LOW}$           | Low Period of the SCL Clock                      | $f_{SCL} \le 50 KHz$                   | 4.7             | NA                    | us   |
| t <sub>HIGH</sub>   | High Period of the SCL Clock                     | $f_{SCL} \le 50 KHz$                   | 4               | NA                    | us   |
| t <sub>SUST A</sub> | Set-up time for a repeated STAR Condition        | $f_{SCL} \le 50 KHz$                   | 4.7             | NA                    | us   |
| t <sub>HDDAT</sub>  | Data hold time                                   | $f_{SCL} \le 50 \text{KHz}$            | 0               | 3.45                  | us   |
| t <sub>SUDAT</sub>  | Data setup time                                  | $f_{SCL} \le 50 KHz$                   | 250             | NA                    | ns   |
| t <sub>SUSTO</sub>  | Setup time for STOP Condition                    | $f_{SCL} \le 50 \text{KHz}$            | 4               | NA                    | us   |
| $t_{OLF}$           | Bus free time between a STOP and START Condition | $f_{SCL} \leq 50 \text{KHz}$           | 4.7             | NA                    | us   |



Read Command








Issue Date: Apr.06.2010 Model No.: V420H2-LH3 **Approval** 

### A.7 THE TWO WIRE BUS SEQUENCE

I. Initial state



II. Stable state

